Scholay

学术搜索 · AI 审稿 · LaTeX 协作

Simplifying and Accelerating NOR Flash I/O Stack for RAM-Restricted Microcontrollers

作者:Hao Huang, Yanqi Pan, Wen Xia, Xiangyu Zou, Darong Yang, Liang Shi, Hongwei Du · 年份:2025 · DOI:10.1145/3676641.3716272 · 被引用次数:1 · 研究领域:Parallel Computing and Optimization Techniques、Advanced Data Storage Technologies、CCD and CMOS Imaging Sensors

NOR flash has been increasingly popular for RAM-restricted microcontrollers due to its small package, high reliability, etc. To satisfy RAM restrictions, existing NOR flash file systems migrate their functionalities, i.e., block-level data organization and wear leveling (WL), from RAM to NOR flash. However, such fine-grained block-level management introduces frequent index updates and NOR flash scanning, leading to severe I/O amplification, which further deteriorates as they are decoupled in existing NOR flash file systems.