Using Transfer-Resource Graph for Software-Based Verification of System-on-Chip

作者：Xiaoxi Xu, Cheng‐Chew Lim · 发表于：IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 年份：2008 · DOI：10.1109/tcad.2008.923092 · 被引用次数：13 · 研究领域：Embedded Systems Design Techniques、Formal Methods in Verification、Software Testing and Debugging Techniques

The verification of system-on-chip is challenging due to its high level of integration. Multiple components in a system can behave concurrently and compete for resources. Hence, for simulation-based verification, we need a methodology that allows one to automatically generate test cases for testing concurrent and resource-competing behaviors. We introduce the use of a transfer-resource graph (TRG) as the model for test generation. From a high abstraction level, TRG is able to model the parallelism between heterogeneous interaction forms in a system. We show how TRG is used in generating test cases of resource competitions and how these test cases are structured in event-driven test programs. For coverage, TRG can be converted to a Petri net, allowing one to measure the completeness of concurrency in simulation.