FPGA implementation of large-scale matrix inversion using single, double and custom floating-point precision

作者：Janier Arias-García, Carlos H. Llanos, Maurício Ayala-Rincón, Ricardo Pezzuol Jacobi · 年份：2012 · DOI：10.1109/spl.2012.6211787 · 被引用次数：16 · 研究领域：Numerical Methods and Algorithms、Analog and Mixed-Signal Circuit Design、Digital Filter Design and Implementation

This work presents an architecture to compute matrix inversions in a hardware reconfigurable FPGA using different floating-point representation precision: single, double and 40-bits. The architectural approach is divided into five principal parts, four modules and one unit, namely Change Row Module, Pivo Module, Matrix Elimination Module, Normalization Module and finally the Gauss-Jordan Control-Circuit Unit. This division allows the work with other smaller arithmetic units that are organized in order to maintain the accuracy of the results without the need to internally normalize and de-normalize the floatingpoint data. The implementation of the operations and the whole units take advantage of the resources available in the Virtex-5 FPGA. The error propagation and resource consumption of the implementation, specially the internal RAM memory blocks that are used, constitute improvements when compared with previous work of the authors and other more elaborated architectures whose implementations are significantly more complex than the current one and thus unsuitable for its application. The approach is validated by implementing benchmarks based on solutions in FPGA and software (e.g. Matlab) implemented previously.